more chips

more docs

core/src/periph/mos6532/new.rs

@@ -0,0 +1,22 @@
+use crate::periph::mos6532::Mos6532;
+
+impl Mos6532 {
+    pub fn new(ram_offset: u16, io_offset: u16) -> Self {
+        Mos6532 {
+            ram: Box::new([0x00; 64]),
+            ddra: 0,
+            porta: 0,
+            in_a: 0,
+            out_a: 0,
+            ddrb: 0,
+            portb: 0,
+            in_b: 0,
+            out_b: 0,
+            read_mode: true,
+            data_bus: 0x00,
+            address_bus: 0x0000,
+            ram_offset,
+            io_offset
+        }
+    }
+}