tmerritt/mos6502
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fixes address mode of instructions for BCC, BCS, TYA

Browse Source
This commit is contained in:
Trevor Merritt 2025-07-17 08:56:01 -04:00
parent 6fcf1547d1
commit cad8d5eaa3
2 changed files with 9 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
core/src/instruction.rs
View File

@ -245,7 +245,7 @@ mod test {
vec![0x10, 0xab], vec![0x10, 0xab],
Instruction { Instruction {
op: BPL, op: BPL,
mode: Implied, mode: Immediate,
operand: Operand::Byte(0xab), operand: Operand::Byte(0xab),
}, },
), ),
@ -253,7 +253,7 @@ mod test {
vec![0x30, 0xab], vec![0x30, 0xab],
Instruction { Instruction {
op: BMI, op: BMI,
mode: Implied, mode: Immediate,
operand: Operand::Byte(0xab), operand: Operand::Byte(0xab),
}, },
), ),
@ -261,7 +261,7 @@ mod test {
vec![0x50, 0xab], vec![0x50, 0xab],
Instruction { Instruction {
op: BVC, op: BVC,
mode: Implied, mode: Immediate,
operand: Operand::Byte(0xab), operand: Operand::Byte(0xab),
}, },
), ),
@ -269,7 +269,7 @@ mod test {
vec![0x70, 0xab], vec![0x70, 0xab],
Instruction { Instruction {
op: BVS, op: BVS,
mode: Implied, mode: Immediate,
operand: Operand::Byte(0xab), operand: Operand::Byte(0xab),
}, },
), ),
@ -277,7 +277,7 @@ mod test {
vec![0x90, 0xab], vec![0x90, 0xab],
Instruction { Instruction {
op: BCC, op: BCC,
mode: Implied, mode: Immediate,
operand: Operand::Byte(0xab), operand: Operand::Byte(0xab),
}, },
), ),
@ -285,7 +285,7 @@ mod test {
vec![0xb0, 0xab], vec![0xb0, 0xab],
Instruction { Instruction {
op: BCS, op: BCS,
mode: Implied, mode: Immediate,
operand: Operand::Byte(0xab), operand: Operand::Byte(0xab),
}, },
), ),
@ -293,7 +293,7 @@ mod test {
vec![0xd0, 0xab], vec![0xd0, 0xab],
Instruction { Instruction {
op: BNE, op: BNE,
mode: Implied, mode: Immediate,
operand: Operand::Byte(0xab), operand: Operand::Byte(0xab),
}, },
), ),
@ -301,7 +301,7 @@ mod test {
vec![0xf0, 0xab], vec![0xf0, 0xab],
Instruction { Instruction {
op: BEQ, op: BEQ,
mode: Implied, mode: Immediate,
operand: Operand::Byte(0xab), operand: Operand::Byte(0xab),
}, },
), ),

2
core/src/instruction_table.rs
View File

@ -215,7 +215,7 @@ pub const INSTRUCTION_TABLE: [Option<OpInfo>; 256] = {
table[ISA_OP_BCC as usize] = Some(OpInfo { table[ISA_OP_BCC as usize] = Some(OpInfo {
operation: BCC, operation: BCC,
mode: AddressMode::Implied, mode: AddressMode::Immediate,
length: 2, length: 2,
cycles: 2, cycles: 2,
format_prefix: "BCC $", format_prefix: "BCC $",